TTA Processor Synthesis

نویسندگان

  • Henk Corporaal
  • Reinoud Lamberts
چکیده

Due to the decreasing feature size of VLSI technology, the amount of hardware which can be integrated into a single chip increases. As a result, future processor chips can execute tens of operations concurrently. Many applications can profit from these huge amounts of hardware parallelism by designing application specific processors. Two problems emerge however: 1) the design space gets large; it is difficult to chose a satisfactory solution, and 2) the design complexity increases and therefore design cycle gets too long. Solving these problems makes tools for automatic processor design necessary. In this paper we present such a tool. It generates processor layout for so called transport triggered processors. The processor configuration is largely parameterized. A working processor has already been produced using this generator. An important question concerns the quality of automatically generated designs: what do we pay in area and cycle time, when compared to a manual design? In order to answer this question, these two design styles are compared for an almost equal processor configuration.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

UML-driven TTA-based protocol processor design

A protocol processor is a programmable processor specifically designed to deal efficiently with protocols. The challenge in designing protocol processors is finding an architecture that is a good compromise between a general purpose processor and a custom, protocol-specific processor. We describe a methodology in which we design both a processor and a program for a network processing applicatio...

متن کامل

Design Methodology for Offloading Software Executions to FPGA

Field programmable gate array (FPGA) is a flexible solution for offloading part of the computations from a processor. In particular, it can be used to accelerate an execution of a computationally heavy part of the software application, e.g., in DSP, where small kernels are repeated often. Since an application code for a processor is a software, a design methodology is needed to convert the code...

متن کامل

ASIP Architecture for Future Wireless Systems: Flexibility and Customization

Processors for mobile handsets in 3G cellular systems [1] require: high speed, flexibility and low power dissipation. In addition, computationally very demanding algorithms are needed to remove high levels of multiuser interference especially in MIMO case. Traditional architecture solutions are ASIC and DSP processors. While computationally efficient, ASIC processors are often not flexible enou...

متن کامل

Low-Power, High-Performance TTA Processor for 1024-Point Fast Fourier Transform

Transport Triggered Architecture (TTA) offers a cost-effective tradeoff between the size and performance of ASICs and the programmability of general-purpose processors. This paper presents a study where a high performance, low power TTA processor was customized for a 1024-point complexvalued fast Fourier transform (FFT). The proposed processor consumes only 1.55 μJ of energy for a 1024-point FF...

متن کامل

The Reduction of Test-Time in VLIW-TTA Processors

In this paper the implementation of the test strategy in a so-called Very Long Instruction Word Transport Triggered Architecture (VLIW-TTA) is discussed. The complete test strategy is derived referring to the results of test synthesis, carried out in the early phase of the design. It takes the area/throughput parameters into account. The test strategy, exploiting the regularity and modularity o...

متن کامل

A Low-Power Globally Synchronous Locally Asynchronous FFT Processor

Low-power design became crucial with the widespread use of the embedded systems, where a small battery has to last for a long period. The embedded processors need to efficient in order to achieve real-time requirements with low power consumption for specific algorithms. Transport Triggered Architecture (TTA) offers a cost-effective trade-off between the size and performance of ASICs and the pro...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 1995